This work provides an accu rate meth od ology for extracting the floating-gate gain factor g , of CMOS floating-gate inverters with a clock-driven switch for accessing tempo rarilly to the floating-gate. With the meth od ology proposed in this paper, the g factor and other para sitic capac i tances coupled to the floating-gate can be easily extracted in a mismatch-free approach. This param eter plays an impor tant role in modern analog and mixed-signal CMOS circuits, since it limits the circuit performance. Theo ret ical and measured values using two test cells, fabri cated in a standard double poly double metal CMOS AMI-ABN process with 1.2mm design rules, were compared. The extracted param e ters can be incor po rated into floating-gate PS pice macromodels for obtaining accu rate elec trical simu la tion.
Intro duc tion
The CMOS float ing-gate in vert ers with mul ti ple inputs have be come a use ful cir cuit block in mod ern an alog and mixed-sig nal cir cuit de sign. A CMOS floating-gate in verter is a typ i cal CMOS in verter with two or more in put ca pac i tances cou pled to the float ing gate (FG), which is com mon to both N and P chan nel enhance ment MOSFET tran sis tors which are con nected in the drain mode. The po ten tial in duced in the FG can be con trolled as a weighted lin ear sum, in voltage-mode, of all in put sig nals. The po ten tial of the FG es tab lishes the on-off state of the CMOS in verter (Shibata et al., 1992 .
Dis charg ing of the FG is com monly re quired but also, for many ap pli ca tions, it is de sir able to pre-charge the FG to a given bias volt age. Dis charg ing and pre-charg ing the FG can be achieved by us ing an an a log switch that con nects tem po rally the FG to an ex ternally ap plied po ten tial (V RES ). By us ing an ex ter nal voltage V RES = 0V, the FG can be dis charged and the typ i cal UV eras ing tech nique can be avoided (fig ure 1 ). This con cept has been in tro duced first in (Kotani et al., 1995 (Kotani et al., -1998 and was named as clocked-con trolled NeuMOS in verter, but it will be re ferred as clocked-con trolled FG-CMOS in verter.
The FG gain fac tor g, de ter mines the max i mum input con tri bu tion to the FG po ten tial. For n ca pac i tive in puts it is expressed as:
Where C T is the to tal ca pac i tance in clud ing par a sitic ca pac i tances. The phys i cal char ac ter iza tion of the FG gain fac tor g, also known as the ca pac i tive cou pling coef fi cient, and the par a sitic ca pac i tances cou pled to the FG, is a fun da men tal step in the de sign of high per formance FG-CMOS based cir cuits, since the de vice behav ior strongly de pends on these val ues. The strat egy fol lowed in this work con sists in com par ing some features of the tran sient be hav ior in the "re set" and "eval ua tion" pe ri ods. One ad van tage of this ap proach is that the ex trac tion of the above men tioned pa ram e ters can be done to the FG in verter with out the use of a "dummy cell" (Mondragón et al., 2000) , re sult ing in an ac cu rate mis match-free tech nique, and whose eval u ation will be dem on strated by comparing theoretical and measured results in the next sections. 
Clock-contro lled FG-CMOS inverter
Elec trical charge and poten tial in the FG using an ideal analog switch
The elec tri cal equiv a lent cir cuit for the FG in verter show ing the con trol and rel e vant par a sitic ca pac i tances is shown in fig ure 2 . Ac cord ing to fig ure 1, the to tal charge stored in the FG, Q FG is given by:
where C i , is the ca pac i tance be tween the FG and the input node i, V i is the ith in put volt age, V DN , V DP , V SN , V SP and V BN , V BP are the drain, source and sub strate voltages for the NMOS and PMOS tran sis tors, re spec tively. From now on, the right side sub scripts N and P will denote NMOS and PMOS, re spec tively. C FDN , C FDP and C FSN , C FSP are the over lap ca pac i tances be tween the FG and the drain or source, re spec tively. C FBN and C FBP are the over lap ca pac i tances be tween the FG and the bulk along the edge of the chan nel, C OXN and C OXP are the gate ox ide ca pac i tances, C DEPN and C DEPP in fig ure 2, are the de ple tion layer ca pac i tances, which can be neglected af ter the chan nel be gins to form un der the float ing gate . Po ten tials f SN and f SP rep re sent the sur face po ten tial of the sil i con substrate. C poly is the par a sitic ca pac i tance be tween the FG (polysilicon back-plate) and the be low sub strate layer tied to a V x po ten tial. In this case, for a P -sub strate V x = GND. Po ten tial V RES is the volt age trans ferred to the FG through the switch. All volt ages in (2) are rel a tive to sub strate. It is as sumed that no charge in jec tion and no charge leak age oc cur dur ing de vice op er a tion. Then, from the charge con ser va tion law on the FG, (2) can be sim plified and re ar ranged to ob tain an ex pres sion for the poten tial on the FG, V FG , when the ini tial net charge is zero, this is given by:
where the po ten tials at the re set pe riod are rep re sented by (t ), this is, when the re set switch is closed, and the po ten tials at the eval u a tion pe riod rep re sented by (t+1), when the switch is open. In (3), V i (t+1) rep resents the ith in put volt age dur ing the eval u a tion period, and V i (t) is the ith in put volt age ap plied dur ing the re set pe riod. The re main ing po ten tials terms, coupled to the FG do not con trib ute with charge in both 
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pe ri ods, but their as so ci ated ca pac i tances con trib ute to form C T , which is de fined as the sum of all ca pac i tances cou pled to the FG as fol lows.
Poten tial in the FG using a real analog switch If the ac cess switch tran sis tor (SW) is ni cut off region, a sim plest elec tri cal equiv a lent cir cuit for the FG po ten tial can be ob tained (Ramírez et al., 2004) , fig ure  4 , where all the in puts are tied to gether and form a single in put ca pac i tor C IN , C IN = C 1 +…+C i +…+C n . Capac i tance C OUT rep re sents the sum of C FDP and C FDN . The C pi ca pac i tor is the ith par a sitic ca pac i tance that cou ples the FG to a DC volt age V DCi .
Here, the ideal di ode el e ment mod els the N + /P par asitic drain-bulk junc tion, as so ci ated to the ac cess switch tran sis tor (SW) in cut off and R leak is an ap prox ima tion to the non-linear leakage resistance of this junction.
The in put V IN volt age con tri bu tion to the FG po tential can be ob tained through the so lu tion of a sim pli fied cir cuit (fig ure 5a ).
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The same anal y sis holds for the cor re spond ing contri bu tion on the FG po ten tial as a func tion of a pe ri od ical out put sig nal V OUT =A OUT f 2 (t+nT), cou pled to the FG through C OUT , as follows:
For the DC con tri bu tion, the fol low ing an a lyt i cal time-do main ex pres sion for the FG po ten tial is ob tained: 
The global ex pres sion that mod els the FG po ten tial will be ob tained by sum ming equa tions (5), (6) and (7), this is:
Dur ing the eval u a tion pe riod, the terms as so ci ated to DC po ten tials cou pled to the FG, van ish for t>>R leak C T . This means that the in duced DC-charge on the FG at cir cuit startup and the re set-charge due to V RES , will be swept out dur ing the eval u a tion pe riod, after sev eral cir cuit-time con stants R leak C T . There fore, in steady-state, the FG po ten tial will be: 
By de riv ing equa tion (9) with re spect to time, the fol low ing ex pres sion is ob tained
where, g=C IN /C T is the FG gain fac tor and g par = C OUT /C T would cor re spond to a par a sitic FG gain fac tor due to the feed back of the FGMOS in verter's out put volt age on the FG. In re set mode, ap ply ing a di rect sig nal to the FG, i.e. a sawtooth, the slope of the in verter trans fer char ac teris tic as so ci ated to the cir cuit shown in fig ure 6a , is given by: (11)
In a sim i lar way, as il lus trated in fig ure 7a , the slope of the trans fer char ac ter is tic, when the cir cuit op er ates in the eval u a tion pe riod, is given by
Now sub sti tut ing (11) and (12) in (10), the fol lowing re la tion is ob tained:
Where, the slopes A VE and A VR can be eas ily measured in or der to ex tract the pa ram e ters g and g par .
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Extrac tion metho do logy
The ba sic idea that sup ports the ex trac tion meth od ology con sists in com par ing the in verter tran sient response ob tained in the re set pe riod with that ob tained dur ing the eval u a tion pe riod. The ex trac tion meth od ology is pre sented next as a se quence of six steps:
Step 1. A mea sure ment dur ing the re set pe riod of A VR is taken around a fixed point in V IN which cor responds to a low-gain slope of the out put char ac ter is tic (V OUT ), (fig ure 6b) .
Step 2. A mea sure ment dur ing the eval u a tion pe riod of A VE is taken around the same point of step 1, (fig ure  7b) .
Step 3. Pa ram e ter g is cal cu lated us ing (13). The second term of the right side of this equa tion is neg li gi ble in the low-gain re gion due to g par <g and since A VE is small, then, g ap proaches to Step 4. A mea sure ment dur ing the re set pe riod of A VR is taken at a fixed point V IN near the switch ing-point of the in verter, which cor re sponds to a high-gain slope of the out put char ac ter is tic, (fig ure 6 b) .
Step 5. A mea sure ment in the eval u a tion pe riod of A VE is taken at the same point of step 4, see fig ure 7b.
Step 6. From (13) (15)
Expe ri mental results
Two test cells were fab ri cated us ing a dou ble-poly, double-metal CMOS pro cess with 1.2mm de sign rules, avail able through MOSIS ser vices (run: T2AH-BJ and T48S-AM). The mi cro pho to graph of each test cell is shown in fig ure 8 . The first test cell cor re sponds to the cir cuit in tro duced in fig ure 6a . The sche matic di a gram for the sec ond test cell is not shown, but is a six-in put FG-CMOS in verter. The test cells were mea sured us ing the de scribed meth od ol ogy pre sented in sec tion 3. The small-sig nal slopes were com puted by us ing a lin ear-fit ap prox i mation from data points ob tained by means of a dig i tal oscil lo scope. Ta ble 1, shows the the o ret i cal and ex tracted val ues for g and g par , us ing a 100 kHz saw-tooth sig nal 
Figure 8. Microp ho to graph of the fabri cated cells
Test-cell Num.1 with 5V peak-to-peak and a 2.5V off set. The pe riod of this sig nal (T=10ms) is smaller than the in trin sic circuit-time con stant which nor mally is in the or der of sec onds.
Discus sion
Although the the o ret i cal ca pac i tance val ues can be calcu lated us ing the pro cess pa ram e ters given by the foundry, the phys i cal dif fer ences of the in put ca pac itances can lead to an im por tant de vi a tion of g fac tor and thus af fect ing sig nif i cantly the cir cuit op er at ing point.
As an ex am ple, two iden ti cal CMOS in vert ers were sim u lated through PSpice, one of them with an in put ca pac i tance de vi a tion of 5% (fig ure 9a) . The in vert ers out puts are shown in fig ure 9b . The switch ing op er at ing point (Ja cob et al., 1998) of the invert ers as shown, is shifted near by 60mV with re spect the in put volt age Vin , this con di tion is un de sir able for many an a log and mixed sig nal ap pli ca tions since the recent low-volt age trends re quires high ac cu racy. The meth od ol ogy pre sented in this work fo cuses on CMOS float ing-gate cir cuits with a clock-driven switch at the FG, and rep re sents a good choice when the g fac tor must be de ter mined ex per i men tally for high ac cu racy re quire ments. 
